The impact of the nanoscale on computing systems. Why area might reduce power in nanoscale CMOS.
By exploiting parallelism and thus using more area one can reduce the switching frequency allowing a reduction in VDD which results in a reduction in power. Thus, with the large number of devices at our disposal we can exploit techniques such as spatial computing--tailoring the program directly to the hardware--to overcome the negative effects of scaling.
Yield and reliability issues in nanoelectronic technologies
Computing Without Processors. In this talk we will discuss a promising alternative to ever more complex processors, application specific hardware ASH. The ASH model is based on compiling high-level programs directly into circuits, which can either be fabricated as ASICs or more reasonably converted in configurations for reconfigurable devices. We will discuss the challenges involved in compiling sequential programming languages into circuits and the challenges in implementing those circuits in a scalable and power efficient manner.
Defect Tolerance at the End of the Roadmap. Shukla and R. The Challenges and Opportunities of Nanoelectronics. Models and Abstractions for Nanoelectronics. Molecules, Gates, Circuits, Computer.
NSF: Electronics, Photonics, and Magnetic Devices [PD] | Nano
In Molecular Nanoelectronics , Jan Reconfigurable Computing and Electronic Nanotechnology. In this process we decompose some traditional abstractions, such as the transistor, into fine-grain pieces, such as signal restoration and input-output isolation. We also show how we can forgo the extreme reliability of CMOS circuits for low-cost chemical self-assembly at the expense of large manufacturing defect densities.
We discuss advanced testing methods which can be used to recover perfect functionality from unreliable parts. We proceed to show how the molecular switch, the regularity of the circuits created by self-assembly and the high defect densities logically require the use of reconfigurable hardware as a basic building block for hardware design.
Tao, F. Liu, L. Ji, Y. Hu, M. Cheng, P. Chen, and D. Mortazavi Zanjani, M. Sadeghi, M. Holt, SK. Chowdhury, L. Rahimi, R. Ghosh, S. Kim, A.
Serie: Devices, Circuits, and Systems
Dodabalapur, S. Banerjee, and D. Babenco, L. Tao, M.
- Related Papers.
- The Animators Eye: Composition and Design for Better Animation?
- The Anthology of German Literature.
- Nanoelectronics Research Gaps and Recommendations;
Holt, H. Chou, J.
Lee, R. Ruoff, and D. Akinwande, Bulletin of the American Physical Society, vol. Please report errors in award information by writing to: awardsearch nsf.
IN ADDITION TO READING ONLINE, THIS TITLE IS AVAILABLE IN THESE FORMATS:
Search Awards. Recent Awards. Presidential and Honorary Awards. About Awards. How to Manage Your Award. Grant Policy Manual.
Grant General Conditions. Cooperative Agreement Conditions. Special Conditions. Federal Demonstration Partnership. Policy Office Website. Deji Akinwande deji ece. Program Reference Code s :.